
#### **Features**

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
- Data Sheet Describes Mode 0 Operation
- Low-voltage and Standard-voltage Operation
  - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - 1.8 ( $V_{CC} = 1.8V$  to 5.5V)
- 20 MHz Clock Rate (5V)
- 64-byte Page Mode and Byte Write Operation
- Block Write Protection
  - Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (5 ms Max)
- High-reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: >100 Years
- 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8lead Ultra Thin SAP Packages
- Lead-free/Halogen-free
- Available in Automotive
- Die Sales: Wafer Form, Waffle Pack, and Bumped Die

#### **Description**

The AT25128A/256A provides 131,072/262,144 bits of serial electrically-erasable programmable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space saving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8-lead SAP packages. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

The AT25128A/256A is enabled through the Chip Select pin  $(\overline{CS})$  and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate Erase cycle is required before Write.







## SPI Serial EEPROMs

128K (16,384 x 8)

256K (32,768 x 8)

## AT25128A AT25256A



**Table 0-1.** Pin Configurations

Pin Name	Function	
CS	Chip Select	
SCK	Serial Data Clock	
SI	Serial Data Input	
so	Serial Data Output	
GND	Ground	
VCC	Power Supply	
WP	Write Protect	
HOLD	Suspends Serial Input	
NC	No Connect	

Block Write protection is enabled by programming the status register with top  $\frac{1}{4}$ , top  $\frac{1}{2}$  or entire array of write protection. Separate Program Enable and Program Disable instructions are provided for additional data protection. Hardware data protection is provided via the  $\overline{\text{WP}}$  pin to protect against inadvertent write attempts to the status register. The  $\overline{\text{HOLD}}$  pin may be used to suspend any serial communication without resetting the serial sequence.


### 1. Absolute Maximum Ratings\*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage
DC Output Current

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1-1. Block Diagram



**Table 1-1.** Pin Capacitance<sup>(1)</sup> Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0$ V (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (SO)	8	pF	$V_{OUT} = 0V$
C <sub>IN</sub>	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.



**Table 1-2. DC** Characteristics

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V,  $T_{AE} = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage			1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage			2.7		5.5	V
V <sub>CC3</sub>	Supply Voltage			4.5		5.5	V
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 20 MH Read	Hz, SO = Open,		9.0	10.0	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 10 MH SO = Open, Read, V			5.0	7.0	mA
I <sub>CC3</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 1 MHz, SO = Open, Read, Write			2.2	3.5	mA
I <sub>SB1</sub>	Standby Current	$V_{CC} = 1.8V, \overline{CS} = V_{CC}$			0.2	3.0	μΑ
I <sub>SB2</sub>	Standby Current	$V_{CC} = 2.7V, \overline{CS} = V_{CC}$			0.5	3.0	μΑ
I <sub>SB3</sub>	Standby Current	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$			2.0	5.0	μΑ
I <sub>IL</sub>	Input Leakage	V <sub>IN</sub> = 0V to V <sub>CC</sub>		-3.0		3.0	μΑ
I <sub>OL</sub>	Output Leakage	V <sub>IN</sub> = 0V to V <sub>CC</sub> , T <sub>AC</sub> = 0°C to 70°C		-3.0		3.0	μΑ
V <sub>IL</sub> <sup>(1)</sup>	Input Low-voltage			-1.0		V <sub>CC</sub> x 0.3	V
V <sub>IH</sub> <sup>(1)</sup>	Input High-voltage			V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low-voltage	I <sub>OL</sub> = 3.0 mA				0.4	V
V <sub>OH1</sub>	Output High-voltage	$3.6 \le V_{CC} \le 5.5V$	$I_{OH} = -1.6 \text{ mA}$	V <sub>CC</sub> -0.8			V
V <sub>OL2</sub>	Output Low-voltage	1.01/21/2001	I <sub>OL</sub> = 0.15 mA			0.2	V
V <sub>OH2</sub>	Output High-voltage	$1.8V \le V_{CC} \le 3.6V$	$I_{OH} = -100 \ \mu A$	V <sub>CC</sub> -0.2			V

1.  $V_{\rm IL}$  min and  $V_{\rm IH}$  max are reference only and are not tested. Note:

**Table 1-3.** AC Characteristics Applicable over recommended operating range from  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $T_{AE} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 30 pF (unless otherwise noted)

Symbol	Parameter	Voltage	Min	Max	Units
f <sub>SCK</sub>	SCK Clock Frequency	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0	20 10 5	MHz
t <sub>RI</sub>	Input Rise Time	4.5–5.5 2.7–5.5 1.8–5.5		2 2 2	μs
t <sub>FI</sub>	Input Fall Time	4.5–5.5 2.7–5.5 1.8–5.5		2 2 2	μs
t <sub>WH</sub>	SCK High Time	4.5–5.5 2.7–5.5 1.8–5.5	20 40 80		ns
t <sub>WL</sub>	SCK Low Time	4.5–5.5 2.7–5.5 1.8–5.5	20 40 80		ns
t <sub>CS</sub>	CS High Time	4.5–5.5 2.7–5.5 1.8–5.5	100 100 200		ns
t <sub>CSS</sub>	CS Setup Time	4.5–5.5 2.7–5.5 1.8–5.5	100 100 200		ns
t <sub>CSH</sub>	CS Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	100 100 200		ns
t <sub>SU</sub>	Data In Setup Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t <sub>H</sub>	Data In Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t <sub>HD</sub>	Hold Setup Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t <sub>CD</sub>	Hold Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	5 10 20		ns
t <sub>V</sub>	Output Valid	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0	20 40 80	ns
t <sub>HO</sub>	Output Hold Time	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0		ns
t <sub>LZ</sub>	Hold to Output Low Z	4.5–5.5 2.7–5.5 1.8–5.5	0 0 0	25 50 100	ns





 Table 1-3.
 AC Characteristics (Continued)

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $T_{AE} = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = \text{As Specified}$ , CL = 1 TTL Gate and 30 pF (unless otherwise noted)

Symbol	Parameter	Voltage	Min	Max	Units
t <sub>HZ</sub>	Hold to Output High Z	4.5–5.5 2.7–5.5 1.8–5.5		25 50 100	ns
t <sub>DIS</sub>	Output Disable Time	4.5–5.5 2.7–5.5 1.8–5.5		25 50 100	ns
t <sub>wc</sub>	Write Cycle Time	4.5–5.5 2.7–5.5 1.8–5.5		5 5 5	ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mode		1M		Write Cycles

Notes: 1. This parameter is characterized and is not 100% tested. Contact Atmel for further information.

### 5. AT25128A Ordering Information<sup>(1)</sup>

Ordering Code	Package	Operation Range
AT25128A-10PU-2.7 <sup>(2)</sup>	8P3	
AT25128A-10PU-1.8 <sup>(2)</sup>	8P3	
AT25128AN-10SU-2.7 <sup>(2)</sup>	8S1	
AT25128AN-10SU-1.8 <sup>(2)</sup>	8S1	Lood front Hologop front
AT25128AW-10SU-2.7 <sup>(2)</sup>	8S2	Lead-free/Halogen-free/
AT25128AW-10SU-1.8 <sup>(2)</sup>	8S2	Industrial Temperature
AT25128A-10TU-2.7 <sup>(2)</sup>	8A2	(-40°C to 85°C)
AT25128A-10TU-1.8 <sup>(2)</sup>	8A2	
AT25128AU2-10UU-1.8 <sup>(2)</sup>	8U2-1	
AT25128AY7-10YH-1.8 <sup>(2)</sup>	8Y7	
AT25128A-W1.8-11 <sup>(3)</sup>	Die Sale	Industrial Temperature
A120120A-VV1.0-11\**	Die Sale	(-40°C to 85°C)

Notes:


- 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.
- 2. "U" designates Green package + RoHS compliant.
- 3. Available in waffle pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please Contact Serial Interface Marketing.

	Package Type			
8P3	8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)			
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)			
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)			
8U2-1	8-ball, die Ball Grid Array Package (dBGA2)			
8A2	8-lead, 4.4 mm Body, Thin Shrink Small Outline Package (TSSOP)			
8Y7	8-lead, 6.00 mm x 4.90 mm Body, Ultra Thin, Dual Footprint, Non-leaded, Small Array Package (SAP)			
	Options			
-2.7	Low-voltage (2.7V to 5.5V)			
-1.8	Low-voltage (1.8V to 5.5V)			







#### 8S1 - JEDEC SOIC



**TOP VIEW** 



**SIDE VIEW** 



**END VIEW** 

# **COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	1.35	-	1.75	
A1	0.10	-	0.25	
b	0.31	_	0.51	
С	0.17	-	0.25	
D	4.80	-	5.05	
E1	3.81	-	3.99	
Е	5.79	_	6.20	
е	1.27 BSC			
L	0.40	_	1.27	
θ	0°	_	8°	

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

<u>AIMEL</u>

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) BS1 REV.